GHDL guide

Table of Contents

• GHDL guide
• Introduction
  • Content of this manual
  • What is VHDL?
  • What is GHDL?
• Starting with GHDL
  • The hello world program
  • A full adder
  • Starting with a design
• Flaws and bugs report
  • Deficiencies
  • Reporting bugs
  • Future improvements
• Copyrights
• Invoking GHDL
  • GHDL options
  • GHDL modes
    • Analysis mode
    • Elaboration mode
    • Directory mode
    • Import mode
    • Make mode
    • Find mode
    • Clean mode
    • Remove mode
    • Bind mode
    • Link mode
    • List link mode
    • Chop mode
    • Help mode
    • Dispconfig mode
    • Disp standard mode
    • Version mode
  • IEEE library pitfalls
• Simulation and run time
  • Simulation options
  • Debugging VHDL programs
• GHDL implementation of VHDL
  • VHDL standards
  • Source representation
  • Library database
  • VHDL files format
  • Top entity
  • Interfacing to other languages
    • Foreign declarations
    • Restrictions on foreign declarations
    • Linking with foreign object files
    • Starting a simulation from a foreign program
    • Linking with Ada
• GHDL implementation of VITAL
  • VITAL packages
  • VHDL restrictions for VITAL
  • Backannotation
  • Negative constraint calculation
• Index

Node:Top, Next:Introduction,

GHDL guide

GHDL, a VHDL compiler.

Copyright © 2002, 2003, 2004 Tristan Gingold.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation.

• Introduction: What is GHDL, what is VHDL
• Starting with GHDL: Build a VHDL program with GHDL
• Flaws and bugs report:
• Copyrights:
• Invoking GHDL:
• Simulation and run time:
• GHDL implementation of VHDL:
• GHDL implementation of VITAL:
• Index: