Node:Top entity, Next:Interfacing to other languages, Previous:VHDL files format, Up:GHDL implementation of VHDL
There are some restrictions on the entity being at the apex of a design hierarchy: