Node:Top entity, Next:, Previous:VHDL files format, Up:GHDL implementation of VHDL



Top entity

There are some restrictions on the entity being at the apex of a design hierarchy: