

CS5600 - PC H/W & Assembly


Overview

- Hardware basics
- PC Bootup Sequence
- x86 basics
- Intro to OS

Hardware Basics

- PC compatible, "Wintel"
 - alternatives: Amiga, PowerPC, DEC Alpha, SPARC, etc.
- 1981 IBM PC (compete with Apple)
- 1982 Compaq IBM-compatible PC
- 1985 IBM clones everywhere!
- 1986 Compaq 80386-based PC
- 1990s Wintel
 - x86, Pentium I, II, III ...
 - x86_64 AMD ... tomorrow?

Motherboard



CPU

I/O

Memory

BIOS

South-Bridge

- I/O between CPU, devices and MM

North-Bridge


- Coordinates access to MM

Storage


Connectors

- (S)ATA

Conceptually



Simplified CPU Layout




Registers

- Storage build into the CPU
 - Can hold value or pointer
 - Instructions operate directly on registers
 - Load from memory
 - Load to memory


Registers

- Some registers are special
 - point to the current instruction in memory
 - point to top of the stack
 - configure low-level CPU features
 - ...

Toy CPU




Toy CPU




It's all bits!

Toy CPU




Use Assembly instruction names and numbers

Toy CPU




It all starts with the PC

Toy CPU




Copy the contents of PC into MAR

Toy CPU




To fetch the contents of the address, place it on the bus

Toy CPU




Control unit notifies MDR to be on the look out

Toy CPU




MDR picks the result of fetch from the bus and copies to CIR

Toy CPU




CU decodes to figure out which instruction we have

Toy CPU




It's a load of number 1, execute it and load 1 in ACC

Toy CPU




Check if there is an interrupt

Toy CPU




PC moves to the next instruction (next address), repeat!

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail

Toy CPU



Repeating the process for the next instruction with less detail

Toy CPU




Repeating the process for the next instruction with less detail


Actual CPU

- Architectures Vary (Intel, DEC Alpha, AMIGA etc.)
 - different layouts, numbers of registers etc.
 - registers for stack points (sp), frame base pointer (sb), flag registers (EFLAGS)
- Instruction Set Architecture varies
 - CISC vs RISC (X86, Sparc)
 - branching and jumping instructions manipulate the PC
- The course will use X86, 32bit

Memory Hierarchy



x86_32 Registers



x86 Registers

- EIP (PC)
 - Points to currently executing instruction
- EFLAGS
 - Think of it as scratch register, e.g., results after comparison, carry after addition.
 - Sometimes referred to as the *machine status word register*

x86 instructions

Instruction	Description	Example
mov	Move data src -> dst	<code>mov eax, 7</code> <code>mov edx, [0xF0FF]</code>
add/sub	Add/subtract vals in reg.	<code>add eax, eab</code>
inc/dec	Increment/decrement value in reg.	<code>inc eax</code>
call	Push EIP onto stack & jump to func	<code>call 0x80FEAC</code>
ret	Pop the stack into EIP	<code>ret</code>
push/pop	Push/pop onto stack	<code>push eax</code>
int	Execute interrupt handler	<code>int 0x70</code>
jmp	Load value into EIP	<code>jmp 0x80FEAC</code>
cmp	Compare 2 regs, put result in flags register	<code>cmp ebx, edx</code>
jz/jnz/jXXX	Load value in EIP if zero or non-zero in flags register	<code>jnz 0x80FEAC</code>

Assembly Language

- Contents of the file is text. Much like your C programs. It's a programming language (not high level)
- assembler takes text file with assembly instructions and creates a file with 0s and 1s see (**as**, **as86**, **nasm**)
- syntax is simple
 - **label: instruction ; comment**
 - sections and directives; **.data .bss .text**

Example x86 assembly

```
for (i = 0; i < a; i++)  
    sum += i;
```

```
xorl %edx,%edx  # i = 0 (more compact than movl)  
cmpl %ecx,%edx  # test (i - a)  
jge .L4        # >= 0 ? jump to end  
movl sum,%eax   # cache value of sum in register
```

.L6:


```
addl %edx,%eax  # sum += i  
incl %edx      # i++  
cmpl %ecx,%edx  # test (i - a)  
jl .L6         # < 0 ? go to top of loop  
movl %eax,sum   # store value of sum back in memory
```

.L4

Main Memory

- CPU is fast and dumb
- Manipulations involve memory
- Memory is used by more components!
 - Devices
 - Kernel
 - more than one program
- Shared resource!


Memory Layout



CPU and Device Communication

- CPU and devices execute concurrently
- Communication happens
 1. I/O ports
 - Specific addresses on I/O Bus
 2. Memory mapping
 - RAM region shared by device and CPU
 3. Direct Memory Map
 - Device writes directly to share region in RAM
 4. Interrupts
 - Signal from device to CPU. OS has to switch to handler code

Examples



Shared
Memor
y

Interrup
t


I/O Ports

Device, CPU communication

- I/O Ports
 - virtual memory shared between them
 - Synchronous + CPU has to copy data over
 - SLOW!
- Memory Mapped
 - RAM shared between them, CPU involved in all memory transactions
- Direct Memory Access (DMA)
 - device reads/writes to memory without involving the CPU


Interrupts

- Interrupt Vector
 - Maps interrupts to handler's address
 - Interrupt causes context switch



How does it all start?
Big Bang!

PC Bootup Process




Power On

- Start the BIOS (Basic Input/Output System)
 - code from BIOS gets copied to RAM
 - load EIP register with starting address
- Load setting from CMOS
- Initialize devices
 - CPU, MEM, Keyboard, Video
 - Install Interrupt Vector Table
- Run POST (Power On Self Test)
- Initiate the bootstrap sequence (configurable, HD, CD, net)

MBR

N-sector disk drive. Each sector has 512 bytes.



MBR

- Special 512 byte file in sector 1 address 0
- Too small for a full OS
 - points to another section of your drive
 - starts chain loading


The Kernel

- The program that always runs on your machine
- Started by the boot loader
- Features
 - Device management
 - loading and executing your programs
 - System calls and APIs
 - Protection
 - Fault tolerance
 - Security


Kernel Architectures

- Monolithic
 - one big code base, one big binary
 - Code Runs in privileged Kernel-space
- Microkernels
 - Only core components in the kernel
 - Rest of kernel components run in user space
- Hybrid kernels
 - Most components run in the kernel
 - Some loaded dynamically


Monolithic



Microkernel



Hybrid



Examples

Microkernels

Mach

L4

GNU Hurd

QNX

Hybrid

Windows

iOS

OS/2

BeOS

Monolithic

DOS

SunOS

Linux

OpenVMS

Monolithic Vs Micro Vs..

- Linux Vs Tanenbaum
- <http://www.oreilly.com/openbook/opensources/book/appa.html>