— MODULE two_threads -

```
Copyright (c) 2017, Gene Cooperman. May be freely distributed and modified as long as this copyright notice remains.
```

EXTENDS Naturals, TLC

```
--algorithm threads{
  variables x = 0, y = 0;
  process ( thread1 = "thr1" )
  { start1: skip; Do nothing at beginning
     1a: if (y = 0) \{
     1b: x := 1; \};
     end1a: if (pc["thr2"] = "Done")  If other guy is done
           print \langle "x, y:", x, y\rangle
     end1b: assert \neg(x = 1 \land y = 1); Condition "not(x == 1 & y = 1)" can fail
          }
   } end process block
  process ( thread2 = "thr2" )
  { start2: skip; Do nothing at beginning
     2a: if (x = 0) \{
    2b: y := 1; \};
     end2a: if ( pc["thr1"] = "Done" ) { If other guy is done
            print ("x, y:", x, y)
     end2b: assert \neg(x = 1 \land y = 1); Condition "not(x == 1 & y = 1)" can fail
          }
   } end process block
    \* end algorithm
 BEGIN TRANSLATION
VARIABLES x, y, pc
vars \stackrel{\Delta}{=} \langle x, y, pc \rangle
ProcSet \triangleq \{ \text{``thr1''} \} \cup \{ \text{``thr2''} \}
Init \stackrel{\Delta}{=} Global variables
          \wedge x = 0
          \wedge y = 0
          \land pc = [self \in ProcSet \mapsto CASE \ self = "thr1" \rightarrow "start1"
                                             \Box self = "thr2" \rightarrow "start2"]
start1 \stackrel{\Delta}{=} \wedge pc["thr1"] = "start1"
             \wedge TRUE
             \wedge pc' = [pc \text{ EXCEPT } ! ["thr1"] = "1a"]
             \wedge UNCHANGED \langle x, y \rangle
1a \stackrel{\Delta}{=} \wedge pc["thr1"] = "1a"
         \wedge IF y = 0
                THEN \wedge pc' = [pc \text{ EXCEPT } ! ["thr1"] = "1b"]
                ELSE \wedge pc' = [pc \text{ EXCEPT } ! ["thr1"] = "end1a"]
         \wedge UNCHANGED \langle x, y \rangle
1b \stackrel{\Delta}{=} \wedge pc["thr1"] = "1b"
        \wedge x' = 1
         \wedge pc' = [pc \text{ EXCEPT } ! ["thr1"] = "end1a"]
         \wedge y' = y
```

 $end1a \stackrel{\Delta}{=} \wedge pc[$ "thr1"] = "end1a" \wedge IF pc["thr2"] = "Done" THEN $\wedge PrintT(\langle "x, y:", x, y \rangle)$ $\wedge pc' = [pc \text{ EXCEPT } ! ["thr1"] = "end1b"]$ ELSE $\wedge pc' = [pc \text{ EXCEPT } ! ["thr1"] = "Done"]$ \wedge UNCHANGED $\langle x, y \rangle$ $end1b \stackrel{\Delta}{=} \wedge pc[$ "thr1"] = "end1b" $\wedge Assert(\neg (x = 1 \land y = 1)),$ "Failure of assertion at line 17, column 14.") $\wedge pc' = [pc \text{ EXCEPT } !["thr1"] = "Done"]$ \wedge UNCHANGED $\langle x, y \rangle$ $thread1 \triangleq start1 \lor 1a \lor 1b \lor end1a \lor end1b$ $start2 \stackrel{\Delta}{=} \wedge pc[$ "thr2"] = "start2" \wedge TRUE $\wedge pc' = [pc \text{ EXCEPT } !["thr2"] = "2a"]$ \wedge UNCHANGED $\langle x, y \rangle$ $2a \stackrel{\Delta}{=} \wedge pc[$ "thr2"] = "2a" \wedge if x = 0THEN $\wedge pc' = [pc \text{ EXCEPT } !["thr2"] = "2b"]$ ELSE $\wedge pc' = [pc \text{ EXCEPT }!]$ "thr2"] = "end2a"] \wedge UNCHANGED $\langle x, y \rangle$ $2b \stackrel{\Delta}{=} \wedge pc[$ "thr2"] = "2b" $\wedge y' = 1$ $\wedge pc' = [pc \text{ EXCEPT } !["thr2"] = "end2a"]$ $\wedge x' = x$ $end2a \stackrel{\Delta}{=} \wedge pc[$ "thr2"] = "end2a" \wedge IF pc["thr1"] = "Done" THEN $\wedge PrintT(\langle "x, y:", x, y \rangle)$ $\wedge pc' = [pc \text{ EXCEPT } !["thr2"] = "end2b"]$ ELSE $\wedge pc' = [pc \text{ EXCEPT } !["thr2"] = "Done"]$ \wedge unchanged $\langle x, y \rangle$ $end2b \stackrel{\Delta}{=} \wedge pc[$ "thr2"] = "end2b" $\wedge Assert(\neg (x = 1 \land y = 1)),$ "Failure of assertion at line 27, column 14.") $\wedge pc' = [pc \text{ EXCEPT } !["thr2"] = "Done"]$ \wedge UNCHANGED $\langle x, y \rangle$ $thread2 \triangleq start2 \lor 2a \lor 2b \lor end2a \lor end2b$ $Next \triangleq thread1 \lor thread2$ ∨ Disjunct to prevent deadlock on termination $(\forall self \in ProcSet : pc[self] = "Done") \land UNCHANGED vars)$ $Spec \triangleq Init \land \Box [Next]_{vars}$ Termination $\triangleq \Diamond (\forall self \in ProcSet : pc[self] = "Done")$ END TRANSLATION